V = 1.5 V (50 mV/div)
O2
Iout (1 A/div)
t - Time - 100 s/divm
Input Voltage
PGND
PGND
C4
SW1
VIN1
VBST1
EN1
VFB2
VFB1
GND VREG5
PGND1
6
VIN2
VBST2
EN2
SW2
PG1
5
1
3
PG2
9
10
11
PGND2
2
4
7
13
12
TPS54294
HTSSOP16
14
8
15
16
PGND
SGND SGND
C11
VO1
C21
R11
R21
L11 C31 C32 L12
C12
VO2
C22
R12
R22
(PowerPAD)
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
2A Dual Channel Synchronous Step-Down Switcher with Integrated FET ( SWIFT)
Check for Samples: TPS54294
1FEATURES APPLICATIONS
2D-CAP2Control Mode Point-of-Load Regulation in Low Power
Systems for Wide Range of Applications
Fast Transient Response
Digital TV Power Supply
No External Parts Required For Loop
Compensation Networking Home Terminal
Compatible with Ceramic Output Digital Set Top Box (STB)
Capacitors DVD Player/Recorder
Wide Input Voltage Range : 4.5 V to 18 V Gaming Consoles and Other
Output Voltage Range : 0.76V to 7.0V DESCRIPTION
Highly Efficient Integrated FETs Optimized for The TPS54294 is a dual, adaptive on-time D-CAP2
Low Duty Cycle Applications mode synchronous buck converter. The TPS54294
150 m(High Side) and 100 m(Low Side) enables system designers to complete the suite of
High Initial Reference Accuracy various end equipments power bus regulators with a
cost effective, low component count, and low standby
Low-Side rDS(on) Loss-Less Current Sensing current solution. The main control loops of the
Fixed Soft Start : 1.0ms TPS54294 use the D-CAP2mode control which
Non-Sinking Pre-Biased Soft Start provides a very fast transient response with no
Powergood external compensation components. The adaptive
on-time control supports seamless transition between
700 kHz Switching Frequency PWM mode at higher load conditions and
Cycle-by-Cycle Over-Current Limit Control Eco-modeoperation at light loads. Eco-mode
OCL/OVP/UVP/UVLO/TSD Protections allows the TPS54294 to maintain high efficiency
during lighter load conditions. The TPS54294 is able
Adaptive Gate Drivers with Integrated Boost to adapt to both low equivalent series resistance
PMOS Switch (ESR) output capacitors such as POSCAP or
OCP Constant Due To Thermally Compensated SP-CAP, and ultra-low ESR, ceramic capacitors. The
rDS(on) with 4000ppm/device provides convenient and efficient operation
16-Pin HTSSOP with input voltages from 4.5V to 18V.
Auto-Skip Eco-mode for High Efficiency at The TPS54294 is available in a 4.4mm×5.0mm 16 pin
Light Load TSSOP (PWP) package, and is specified for an
ambient temperature range from 40°C to 85°C.
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2SWIFT, D-CAP2, Eco-mode, Eco-Mode are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Copyright ©2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION(1)
ORDERING PART
TAPACKAGE PINS OUTPUT SUPPLY ECO PLAN
NUMBER
TPS54294PWPR Tape-and-Reel Green (RoHS and no
40to 85PWP 16 Sb/Br)
TPS54294PWP Tube
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)(1) (2)
VALUE UNIT
VIN1, VIN2, EN1, EN2 0.3 to 20
VBST1, VBST2 0.3 to 26
VBST1, VBST2 (10ns transient) 0.3 to 28
Input voltage range VBST1SW1 , VBST2SW2 0.3 to 6.5 V
VFB1, VFB2 0.3 to 6.5
SW1, SW2 2 to 20
SW1, SW2 (10ns transient) 3 to 22
VREG5, PG1, PG2 0.3 to 6.5
Output voltage range V
PGND1, PGND2 0.3 to 0.3
Human Body Model (HBM) 2 kV
Electrostatic discharge Charged Device Model (CDM) 500 V
TAOperating ambient temperature range 40 to 85 °C
TSTG Storage temperature range 55 to 150 °C
TJJunction temperature range 40 to 150 °C
(1) Stresses beyond those listed under "absolute maximum ratings"may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions"are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to IC GND terminal.
THERMAL INFORMATION TPS54294
THERMAL METRIC(1) UNITS
PWP (16) PINS
θJA Junction-to-ambient thermal resistance 47.5
θJCtop Junction-to-case (top) thermal resistance 27.1
θJB Junction-to-board thermal resistance 20.8 °C/W
ψJT Junction-to-top characterization parameter 1.0
ψJB Junction-to-board characterization parameter 20.6
θJCbot Junction-to-case (bottom) thermal resistance 2.7
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
2Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted) VALUES UNIT
MIN MAX
Supply input voltage range VIN1, VIN2 4.5 18 V
VBST1, VBST2 0.1 24
VBST1, VBST2 (10ns transient) 0.1 27
VBST1SW1, VBST2SW2 0.1 5.7
Input voltage range VFB1, VFB2 0.1 5.7 V
EN1, EN2 0.1 18
SW1, SW2 1.0 18
SW1, SW2 (10ns transient) 3 21
VREG5, PG1 , PG2 0.1 5.7
Output voltage range PGND1, PGND2 0.1 0.1 V
VO1, VO2 0.76 7.0
TAOperating free-air temperature 40 85 °C
TJOperating Junction Temperature 40 150 °C
ELECTRICAL CHARACTERISTICS(1)
over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)
PARAMETER CONDITIONS MIN TYP MAX UNIT
SUPPLY CURRENT
TA= 25°C, EN1 = EN2 = 5 V,
IIN VIN supply current 1300 2000 µA
VFB1 = VFB2 = 0.8 V
IVINSDN VIN shutdown current TA= 25°C, EN1 = EN2 = 0 V, 80 150 µA
FEEDBACK VOLTAGE
VVFBTHLx VFBx threshold voltage TA= 25°C, CH1 = 3.3 V, CH2 = 1.5 V 758 765 773 mV
TCVFBx Temperature coefficient On the basis of 25°C(2) 115 115 ppm/
IVFBx VFB Input Current VFBx = 0.8 V, TA= 25°C0.35 0.2 0.35 µA
VREG5 OUTPUT
TA= 25°C, 6 V <VIN1 <18 V,
VVREG5 VREG5 output voltage 5.5 V
IVREG = 5 mA
VIN1 = 6 V, VREG5 = 4.0 V,
IVREG5 Output current 75 mA
TA= 25°C(2)
MOSFETs
rDS(on)H High side switch resistance TA= 25, VBSTx-SWx = 5.5 V (2) 150 mΩ
rDS(on)L Low side switch resistance TA= 25(2) 100 mΩ
ON-TIME TIMER CONTROL
TON1 SW1 On Time SW1 = 12 V, VO1 = 1.2 V 165 ns
TON2 SW2 On Time SW2 = 12 V, VO2 = 1.2 V 165 ns
TOFF1 SW1 Min off time TA= 25, VFB1 = 0.7 V(2) 220 ns
TOFF2 SW2 Min off time TA= 25, VFB2 = 0.7 V(2) 220 ns
SOFT START
TSS Soft-start time Internal soft-start time 1.0 ms
(1) x means either 1 or 2, e.g. VFBx means VFB1 or VFB2.
(2) Ensured by design. Not production tested.
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): TPS54294
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)
PARAMETER CONDITIONS MIN TYP MAX UNIT
POWER GOOD
PG from lower VOx (going high) 84%
VPGTH PGx threshold PG from higher VOx (going low) 116%
RPG PGx pull-down resistance VPGx = 0.5 V 50 75 110 Ω
Delay for PGx going high 1.5 ms
TPGDLY PGx delay time Delay for PGx going low 2 µs
TPGCOMPSS PGx comparator start-up delay PGx comparator wake-up delay 1.5 ms
UVLO
VREG5 rising 3.83
VUVREG5 VREG5 UVLO threshold V
Hysteresis 0.6
LOGIC THRESHOLDs
VENH ENx H-level threshold voltage 2.0 V
VENL ENx L-level threshold voltage 0.4 V
RENx_IN ENx input resistance ENx = 12 V 225 450 900 kΩ
CURRENT LIMITs
IOCL Current limit LOUT = 2.2 µH(3) 2.7 3.9 4.5 A
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION (UVP, OVP)
VOVP Output OVP trip threshold measured on VFBx 115% 120% 125%
TOVPDEL Output OVP prop delay 3 10 µs
VUVP Output UVP trip threshold measured on VFBx 63% 68% 73%
TUVPDEL Output UVP delay time 1.5 ms
TUVPEN Output UVP enable delay 1.5 ms
THERMAL SHUTDOWN
Shutdown temperature(3) 155
TSD Thermal shutdown threshold °C
Hysteresis(3) 25
(3) Ensured by design. Not production tested.
4Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
SW1
VIN1
VBST 1
EN1
VFB2
VFB1
GND VREG5
PGND1
6
VIN2
VBST2
EN2
SW 2
PG1
5
1
3
PG2
9
10
11
PGND 2
2
4
7
13
12
14
8
15
16
TPS54294
HTSSOP16
(PowerPAD)
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
DEVICE INFORMATION
HTSSOP PACKAGE
(TOP VIEW)
PIN FUNCTIONS(1)
PIN I/O DESCRIPTION
NAME NUMBER
VIN1, VIN2 1, 16 I Power inputs and connects to both high side NFET drains.
Supply Input for 5.5V linear regulator.
VBST1, VBST2 2, 15 I Supply input for high-side NFET gate drive circuit. Connect 0.1µF ceramic capacitor between
VBSTx and SWx pins. An internal diode is connected between VREG5 and VBSTx
SW1, SW2 3, 14 I/O Switch node connections for both the high-side NFETs and lowside NFETs. Input of current
comparator.
PGND1, PGND2 4, 13 I/O Ground returns for low-side MOSFETs. Input of current comparator.
EN1, EN2 5, 12 I Enable. Pull High to enable according converter.
PG1, PG2 6, 11 O Open drain power good output. Low means the output voltage of the corresponding output is
out of regulation.
VFB1, VFB2 7, 10 I D-CAP2 feedback inputs. Connect to output voltage with resistor divider.
GND 8 I/O Signal GND. Connect sensitive SSx and VFBx returens to GND at a single point.
VREG5 9 O Output of 5.5V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least
1.0 µF. VREG5 is active when VIN1 is added .
Exposed Thermal Back side I/O Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be
Pad connected to GND.
(1) x means either 1 or 2, e.g. VFBx means VFB1 or VFB2.
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TPS54294
SW1
VBST1
EN1
VFB2
VFB1
GND VREG5
PGND1
0.1uF
VO1
.1.0uF
VBST2
EN2
SW2 VO2
0.1uF
VIN1
VIN2
5VREG
EN
Logic EN Logic
UV1
OV1
Protection
Logic
Ref1
Ref 2 SS2
SS1
UV2
OV2
UV1
OV1
UV2
OV2
UVLO
UVLO
Fixed
SoftStart
REF
TSD
Ref1
Ref2
- 32
- 32
+20
+20
SS1
SS2
PGND1
PGND2
Err
Com
p
Err
Com
p
- 16%
+16%
PG1
- 16%
+16%
PG2
PG
Comp
PG
Comp
CH1 Min- off timer
CH2 Min- off timer
VIN1
VIN1
VIN2
PGND2
PGND2
SW2
Ref_OCL
OCP2 ZC2
SW2
PGND1
SW1
Ref_OCL
OCP1 ZC1
SW1
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
6Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
( )
INx Ox Ox
Ox(LL)
SW INx
V V V
1
I = 2 L1x V
- ´
´
´ ´ f
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
OVERVIEW
The TPS54294 is a 2A/2A dual synchronous step-down (buck) converter with two integrated N-channel
MOSFETs for each channel. It operates using D-CAP2control mode. The fast transient response of D-CAP2
control reduces the required output capacitance to meet a specific level of performance. Proprietary internal
circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.
DETAILED DESCRIPTION
PWM Operation
The main control loop of the TPS54294 is an adaptive on-time pulse width modulation (PWM) controller that
supports a proprietary D-CAP2control mode. D-CAP2control combines constant on-time control with an
internal compensation circuit for pseudo-fixed frequency and low external component count configuration with
both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.
At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off when the internal
timer expires. This timer is set by the converters input voltage, VINx, and the output voltage, VOx, to maintain a
pseudo-fixed frequency over the input voltage range hence it is called adaptive on-time control. The timer is reset
and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage.
An internal ramp is added to the reference voltage to simulate output voltage ripple, eliminating the need for ESR
induced output ripple from D-CAPcontrol.
PWM Frequency and Adaptive On-Time Control
TPS54294 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The
TPS54294 runs with a pseudo-fixed frequency of 700 kHz by using the input voltage and output voltage to set
the on-time timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage,
therefore, when the duty ratio is VOx/VINx, the frequency is constant.
Auto-Skip Eco-ModeControl
The TPS54294 is designed with Auto-Skip Eco-modeto increase light load efficiency. As the output current
decreases from heavy load condition, the inductor current also reduces and eventually comes to the point where
its ripple valley touches the zero level, which is the boundary between continuous conduction and discontinuous
conduction modes. The rectifying MOSFET is turned off when zero inductor current is detected. As the load
current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost half
as it was in the continuous conduction mode because it takes longer to discharge the output capacitor with
smaller load current to the nominal output voltage. The transition point to the light load operation IOx(LL) current
can be estimated with Equation 1with 700-kHz used as fSW.
(1)
Soft Start and Pre-Biased Soft Start
The TPS54294 has an internal, 1.0ms, soft-start for each channel. When the ENx pin becomes high, an internal
DAC begins ramping up the reference voltage to the PWM comparator. Smooth control of the output voltage is
maintained during start up.
The TPS54294 contains a unique circuit to prevent current from being pulled from the output during startup if the
output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start
becomes greater than internal feedback voltage, VFBx), the controller slowly activates synchronous rectification
by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a
cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter.
This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (VOx)
starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation.
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): TPS54294
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
POWERGOOD
The TPS54294 has power-good outputs that are measured on VFBx. The power-good function is activated after
the soft-start has finished. If the output voltage is within 16% of the target voltage, the internal comparator
detects the power good state and the power good signal becomes high after 1.5ms delay. During start-up, this
internal delay starts after 1.5ms of the UVP Enable delay time to avoid a glitch of the power-good signal. If the
feedback voltage goes outside of ±16% of the target value, the power-good signal becomes low after 2µs.
Over-Current Protection
he output over-current protection (OCP) is implemented using a cycle-by-cycle valley detection control circuit.
The switch current is monitored by measuring the low-side FET switch voltage between the SWx and PGNDx
pins. This voltage is proportional to the switch current and the on-resistance of the FET. To improve the
measurement accuracy, the voltage sensing is temperature compensated.
During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by VINx,
VOx, the on-time and the output inductor value. During the on-time of the low-side FET switch, this current
decreases linearly. The average value of the switch current is the load current IOUTx. If the sensed voltage on the
low-side FET is above the voltage proportional to the current limit, the converter keeps the low-side switch on
until the measured voltage falls below the voltage corresponding to the current limit and a new switching cycle
begins. In subsequent switching cycles, the on-time is set to the value determined for CCM and the current is
monitored in the same manner.
Following are some important considerations for this type of over-current protection. The load current is one half
of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being
limited, the output voltage tends to fall as the demanded load current may be higher than the current available
from the converter. When the over current condition is removed, the output voltage returns to the regulated
value. This protection is non-latching.
Over/Under Voltage Protection
TPS54295 monitors the resistor divided feedback voltage to detect over and under voltage. If the feedback
voltage is higher than 120% of the reference voltage, the OVP comparator output goes high and the circuit
latches both the high-side MOSFET driver and the low-side MOSFET driver off. When the feedback voltage is
lower than 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay
counter begins counting. After 1.5ms, TPS54295 latches OFF both the high-side MOSFET and the low-side
MOSFET drivers. This function is enabled approximately 1.7 times the softstart time after power-on. The OVP
and UVP latch off is reset when EN is toggled.
UVLO Protection
Under-voltage lock out protection (UVLO) monitors the voltage of the VREG5 pin. When the VREG5 voltage is lower
than the UVLO threshold, the TPS54294 shuts down. As soon as the voltage increases above the UVLO
threshold, the converter starts again.
Thermal Shutdown
TPS54294 monitors its temperature. If the temperature exceeds the threshold value (typically 155°C), the device
shuts down. When the temperature falls below the threshold, the IC starts again.
When VIN1 starts up and VREG5 output voltage is below its nominal value, the thermal shutdown threshold is
lower than 155°C. As long as VIN1 rises, TJmust be kept below 110°C.
8Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
VIN1 = VIN2 = 12V
EN1 = EN2 = ON
0
20
40
60
80
100
120
140
160
180
200
Ivccsdn - Shutdown Current - Am
-50 0 50 100 150
T - Junction Temperature - °C
J
0
10
20
30
40
50
60
70
80
90
100
EN Input Current - Am
0 5 10 15 20
EN Input Voltage - V
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
I - Output Current - A
O
3.2
3.22
3.24
3.26
3.28
3.3
3.32
3.34
3.36
3.38
3.4
V - Output Voltage - V
O
V = 12 V
I
V = 5 V
I
V = 18 V
I
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2
I - Output Current - A
O
1.45
1.46
1.47
1.48
1.49
1.5
1.51
1.52
1.53
1.54
1.55
V - Output Voltage - V
O
V = 12 V
I
V = 5 V
I
V = 18 V
I
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
TYPICAL CHARACTERISTICS
One output is enabled unless otherwise noted. VI = VIN1 or VIN2.
VIN = 12 V, TA= 25°C (unless otherwise noted).
Figure 1. Input Current vs Junction Temperature Figure 2. Input Shutdown Current vs Junction
Temperature
Figure 3. EN Current vs EN Voltage (VEN=12V) Figure 4. VO1=3.3V Output Voltage vs Output Current
Figure 5. VO2=1.5V Output Voltage vs Output Current Figure 6. VO1=3.3V Output Voltage vs Input Voltage
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TPS54294
Vo1(50 mV/div)
t - Time - 100 s/divm
I (1 A/div)
O1
Vo2(50 mV/div)
I (1 A/div)
O2
t - Time - 100 s/divm
V (1 V/div)
O1
EN1 (10 V/div)
PG1 (5 V/div)
t - Time - 400 s/divm
0 0.5 1 1.5 2
I - Output Current - A
O
40
50
60
70
80
90
100
Efficiency - %
V = 12 V
I
V = 5 V
I
V = 18 V
I
t - Time - 400 s/divm
En2 (10 V/div)
V (0.5 V/div)
O2
PG2 (5 V/div)
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
TYPICAL CHARACTERISTICS
One output is enabled unless otherwise noted. VI = VIN1 or VIN2.
VIN = 12 V, TA= 25°C (unless otherwise noted).
Figure 7. VO2=1.5V Output Voltage vs Input Voltage Figure 8. VO1=3.3V, 0A to 2A Load Transient Response
Figure 9. VO2=1.5V, 0A to 2A Load Transient Response Figure 10. VO1=3.3V, SoftStart and Powergood
Figure 11. VO2=1.5V, SoftStart and Power Good Figure 12. VO1=3.3V, Efficiency vs Output Current
10 Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
0
10
20
30
40
50
60
70
80
90
100
Efficiency - %
0.001 0.01 0.1
I - Output Current - A
O
V = 12 V
I
V = 5 V
I
V = 18 V
I
40
50
60
70
80
90
100
Efficiency - %
0 0.5 1 1.5 2
I - Output Current - A
O
V = 12 V
I
V = 5 V
I
V = 18 V
I
I =1 A
O1
400
450
500
550
600
650
700
750
800
850
900
f - Switching Frequency - kHz
sw
0 5 10 15 20
V - Input Voltage - V
I
V = 12 V
I
V = 5 V
I
V = 18 V
I
0
10
20
30
40
50
60
70
80
90
100
Efficiency - %
0.001 0.01 0.1
I - Output Current - A
O
0 5 10 15 20
V - Input Voltage - V
I
400
450
500
550
600
650
700
750
800
850
900
f - Switching Frequency - kHz
sw
I = 1 A
O2
0.01 0.1 1 10
I - Output Current - A
O
0
100
200
300
400
500
600
700
800
900
1000
f - Switching Frequency - kHz
sw
V = 12 V
I
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
TYPICAL CHARACTERISTICS
One output is enabled unless otherwise noted. VI = VIN1 or VIN2.
VIN = 12 V, TA= 25°C (unless otherwise noted).
Figure 13. VO1=3.3V, Efficiency vs Output Current Figure 14. VO1=1.5V, Efficiency vs Output Current
Figure 15. VO2=1.5V, Efficiency vs Output Current Figure 16. VO1=3.3V, SW-frequency vs Input Voltage
Figure 17. VO2=1.5V, SW-frequency vs Input Voltage Figure 18. VO1=3.3V, SW-frequency vs Output Current
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): TPS54294
Vo1 = 3.3 V (10 mV/div)
t - Time - 400 ns/div
SW1 (5 V/div)
0.01 0.1 1 10
I - Output Current - A
O
0
100
200
300
400
500
600
700
800
f - Switching Frequency - kHz
sw
V = 12 V
I
Vo2 = 1.5 V (10 mV/div)
SW2 (5 V/div)
t - Time - 400 ns/div
VIN1 = 12 V (50 mV/div)
SW1 (5 V/div)
t - Time - 400 ns/div
VIN2 = 12 V (50 mV/div)
SW2 (5 V/div)
t - Time - 400 ns/div
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
TYPICAL CHARACTERISTICS
One output is enabled unless otherwise noted. VI = VIN1 or VIN2.
VIN = 12 V, TA= 25°C (unless otherwise noted).
Figure 19. VO2=1.5V, SW-frequency vs Output Current Figure 20. VO1=3.3V, VO1 Ripple Voltage (IO1=2A)
Figure 21. VO2=1.5V, Ripple Voltage (IO2=2A) Figure 22. VIN1 Input Voltage Ripple (IO1=2A)
Figure 23. VIN2 INPUT VOLTAGE RIPPLE (IO2=2A)
12 Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
VINx
12V ± 10%
PGND
1uF
PGND
C4
SW1
VIN1
VBST1
EN1
VFB2
VFB1
GND VREG5
PGND1
6
VIN2
VBST2
EN2
SW2
PG1
5
1
3
PG2
9
10
11
PGND2
2
4
7
13
12
TPS54294
HTSSOP16
14
8
15
16
PGND
SGND SGND
C11
10 Fm
VO1
1.05 V
C21
22 F
x2
m
R11
8.25 kW
R21
22.1 kW
L11
1.5 HmC31
0.1 Fm
C32
0.1 Fm
L12
1.5 Hm
C12
10 FmVO2
1.8 V
C22
22 F
x2
m
R12
30.1 kW
R22
22.1 kW
Ox
R1x
V = 0.765 V 1+
R2x
æ ö
´ç ÷
è ø
P
OUT OUT
1
F =
2 L C´p
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
DESIGN GUIDE
Step By Step Design Procedure
To begin the design process, you must know a few application parameters:
Input voltage range
Output voltage
Output current
In all formulas x is used to indicate that they are valid for both converters. For the calculations the estimated
switching frequency of 700 kHz is used.
Figure 24. Schematic Diagram for the Design Example
Output Voltage Resistors Selection
The output voltage is set with a resistor divider from the output node to the VFBx pin. It is recommended to use
1% tolerance or better divider resistors. Start by using Equation 2 to calculate VOx.
To improve the efficiency at very light loads consider using larger value resistors, but too high resistance values
will be more susceptible to noise and voltage errors due to the VFBx input current will be more noticeable.
(2)
Output Filter Selection
The output filter used with the TPS54294 is an LC circuit. This LC filter has double pole at:
(3)
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TPS54294
INx(MAX) Ox
Ox
L1x
INx(MAX) SW
V V
V
ΔI = V L1x
-
´´f
L
Lpeakx Ox
ΔI
I = I + 2
2 2
LOx(RMS) Ox L
1
I = I + ΔI
12
( )
Ox INx Ox
COx(RMS )
INx Ox SW
V V V
I = 12 V L
´ -
´ ´ ´ f
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal
gain of the TPS545294. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain
rolls off at a 40 dB per decade rate and the phase drops rapidly. D-CAP2introduces a high frequency zero
that reduces the gain roll off to 20 dB per decade and increases the phase to 90 degrees one decade above the
zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole
of Equation 3 is located below the high frequency zero but close enough that the phase boost provided by the
high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the
values recommended in Table 1.
Table 1. Recommended Component Values
OUTPUT VOLTAGE (V) R1x (kΩ) R2x (kΩ) Cffx (pF) L1x (µH) C2x (µF)
1 6.81 22.1 1.0-1.5 22 - 68
1.05 8.25 22.1 1.0-1.5 22 - 68
1.2 12.7 22.1 1.0-1.5 22 - 68
1.5 21.5 22.1 1.5 22 - 68
1.8 30.1 22.1 5 - 22 1.5 22 - 68
2.5 49.9 22.1 5 - 22 2.2 22 - 68
3.3 73.2 22.1 5 - 22 2.2 22 - 68
5 124 22.1 5 - 22 3.3 22 - 68
For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward
capacitor (Cff) in parallel with R1.
The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4,
Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak
current and the RMS or heating current rating must be greater than the calculated RMS current.
For the calculations, use 700 kHz as the switching frequency, fSW. Make sure the chosen inductor is rated for the
peak current of Equation 5 and the RMS current of Equation 6.
(4)
(5)
(6)
For the above design example, the calculated peak current is 2.46 A and the calculated RMS current is 2.02 A
for VO1. The inductor used is a TDK CLF7045-1R5N with a rated current of 7.3A based on the inductance
change and of 4.9A based on the temperature rise.
The capacitor value and ESR determines the amount of output voltage ripple. The TPS54294 is intended for use
with ceramic or other low ESR capacitors. The recommended value range is from 22µF to 68µF. Use Equation 7
to determine the required RMS current rating for the output capacitor(s).
(7)
For this design two TDK C3216X5R0J226M 22µF output capacitors are used. The typical ESR is 2 mΩeach.
The calculated RMS current is 0.19A and each output capacitor is rated for 4A.
Input Capacitor Selection
The TPS54294 requires an input decoupling capacitor and a bulk capacitor is needed depending on the
application. A ceramic capacitor of or above 10µF is recommended for the decoupling capacitor. Additionally, 0.1
µF ceramic capacitors from pin 1 and Pin 16 to ground are recommended to improve the stability and reduce the
SWx node overshoots. The capacitors voltage rating needs to be greater than the maximum input voltage.
14 Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
Bootstrap Capacitor Selection
A 0.1 µF ceramic capacitors must be connected between the VBSTx and SWx pins for proper operation. It is
recommended to use ceramic capacitors with a dielectric of X5R or better.
VREG5 Capacitor Selection
A 1 µF ceramic capacitor must be connected between the VREG5 and GND pins for proper operation. It is
recommended to use a ceramic capacitor with a dielectric of X5R or better.
Thermal Information
This 16-pin PWP package incorporates an exposed thermal pad. The thermal pad must be soldered directly to
the printed circuit board (PCB). After soldering, the PCB is used as a heatsink. In addition, through the use of
thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical
schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB.
This design optimizes the heat transfer from the integrated circuit (IC).
For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating
abilities, refer to the Technical Brief, PowerPADThermally Enhanced Package, Texas Instruments Literature
No. SLMA002 and Application Brief, PowerPADMade Easy, Texas Instruments Literature No. SLMA004.
The exposed thermal pad dimensions for this package are shown in the following illustration.
Figure 25. Thermal Pad Dimensions
Layout Considerations
1. Keep the input current loop as small as possible. And avoid the input switching current through the thermal
pad.
2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and
inductance and to minimize radiated emissions.
3. Keep analog and non-switching components away from switching components.
4. Make a single point connection from the signal ground to power ground.
5. Do not allow switching currents to flow under the device.
6. Keep the pattern lines for VINx and PGNDx broad.
7. Exposed pad of device must be soldered to PGND.
8. VREG5 capacitor should be placed near the device, and connected to GND.
9. Output capacitors should be connected with a broad pattern to the PGND.
10. Voltage feedback loops should be as short as possible, and preferably with ground shields.
11. Kelvin connections should be brought from the output to the feedback pin of the device.
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): TPS54294
SW1
VIN1
VBST1
EN1
VFB1
GND VREG 5
PGND1
6
VIN2
VBST2
EN2
SW2
PG1
5
1
3
PG2
9
10
11
PGND2
2
4
7
13
12
14
8
15
16
VFB2
VIN2
BIAS
CAP
VIN HIGH
FREQUENCY
BYPASS
CAPACITOR
0.1µF
VIN INPUT
BYPASS
CAPACITOR
10µF x2
OUTPUT
INDUCTOR
OUTPUT
FILTER
CAPACITOR
POWER GND
TO ENABLE
CONTROL
Keep
distance more
than 1inch
Recommend to keep
distance more than 3-4mm.
(to avoid noise scattering,
especially GND plane.)
To feedback
resisters
VO2
Feedback
resisters
GND
PLANE
2,3 or bottom
layer
Symmetrical Layout
for CH1 and CH2
Switching noise
flows through IC
and CIN . It avoids
the thermal Pad.
Via to GND Plane
- Blue parts can be placed on the bottom side
- Connect the SWx pins through another layer with the indcutor
(yellow line)
TPS54294
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
www.ti.com
12. Providing sufficient vias is preferable for VIN, SW and PGND connections.
13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
14. VIN Capacitor should be placed as near as possible to the device.
Figure 26. TPS54294 Layout
16 Submit Documentation Feedback Copyright ©2011, Texas Instruments Incorporated
Product Folder Link(s): TPS54294
TPS54294
www.ti.com
SLVSB00B OCTOBER 2011REVISED DECEMBER 2011
REVISION HISTORY
NOTE: Page numbers of current version may differ from previous versions.
Changes from Original (October 2011) to Revision A Page
Added input voltage range for VFB1, VFB2 to Absolute Maximum Ratings ........................................................................ 2
Added input voltage range for VFB1, VFB2 to Recommended Operating Conditions ......................................................... 3
Added indication for not production tested parameters. ....................................................................................................... 3
Added indication for not production tested parameters. ....................................................................................................... 4
Added Over/Under Voltage Protection Description .............................................................................................................. 8
Changes from Revision A (November 2011) to Revision B Page
Deleted VREG5 MIN and MAX values ..................................................................................................................................... 3
Deleted Line and Load regulation specs from VREG5 specification .................................................................................... 3
Added "Ensured by design. Not production tested"annotation to MOSFETs specification ................................................. 3
Deleted MIN and MAX values from VUVREG5 specification .................................................................................................... 4
Copyright ©2011, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): TPS54294
PACKAGE OPTION ADDENDUM
www.ti.com 12-Dec-2011
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status (1) Package Type Package
Drawing Pins Package Qty Eco Plan (2) Lead/
Ball Finish MSL Peak Temp (3) Samples
(Requires Login)
TPS54294PWP ACTIVE HTSSOP PWP 16 90 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS54294PWPR ACTIVE HTSSOP PWP 16 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TPS54294PWPR HTSSOP PWP 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS54294PWPR HTSSOP PWP 16 2000 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 14-Jul-2012
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated