DRBPACKAGE
3mmx3mmSON
(TOPVIEW)
8
7
6
5
OUT
N/C
NR/FB
GND
IN
N/C
N/C
EN
1
2
3
4
GND
DRVPACKAGE
2mmx2mmSON
IN
N/C
EN
6
5
4
OUT
NR/FB
GND
1
2
3
GND
(TOPVIEW)
TPS735xx
www.ti.com
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
500mA, Low Quiescent Current, Ultra-Low Noise, High PSRR
Low Dropout Linear Regulator
1FEATURES DESCRIPTION
2• 500mA Low Dropout Regulator with EN The TPS735xx family of low-dropout (LDO),
low-power linear regulators offers excellent ac
• Low IQ: 46μAperformance with very low ground current. High
• Multiple Output Voltage Versions Available: power-supply rejection ratio (PSRR), low noise, fast
– Fixed Outputs of 1.0V to 4.3V Using start-up, and excellent line and load transient
Innovative Factory EEPROM Programming response are provided while consuming a very low
46μA (typical) ground current. The TPS735xx is
– Adjustable Outputs from 1.25V to 6.0V stable with ceramic capacitors and uses an advanced
• High PSRR: 60dB at 1kHz BiCMOS fabrication process to yield a typical dropout
• Ultra-low Noise: 28μVRMS voltage of 250mV at 500mA output. The TPS735xx
uses a precision voltage reference and feedback loop
• Fast Start-Up Time: 45μsto achieve overall accuracy of 2% (VOUT > 2.2V) over
• Stable with a Low-ESR, 2.0μF Typical Output all load, line, process, and temperature variations. It
Capacitance is fully specified from TJ= –40°C to +125°C and is
• Excellent Load/Line Transient Response offered in low-profile, 2mm x 2mm SON and 3mm ×
3mm SON packages that are ideal for wireless
• 2% Overall Accuracy (Load/Line/Temp, handsets, printers, and WLAN cards.
VOUT > 2.2V)
• Very Low Dropout: 280mV at 500mA
• 2mm × 2mm SON-6 and 3mm × 3mm SON-8
Packages
APPLICATIONS
• WiFi, WiMax
• Printers
• Cellular Phones, SmartPhones
• Handheld Organizers, PDAs
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 2008–2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TPS735xx
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION(1)
PRODUCT VOUT (2)
TPS735xx yyy z XX is nominal output voltage (for example, 28 = 2.8V, 285 = 2.85V, 01 = Adjustable).
YYY is package designator.
Zis package quantity.
(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(2) Output voltages from 1.0V to 3.6V in 50mV increments are available through the use of innovative factory EEPROM programming;
minimum order quantities may apply. Contact factory for details and availability.
ABSOLUTE MAXIMUM RATINGS
Over operating temperature range (unless otherwise noted).(1)
PARAMETER TPS735xx UNIT
VIN range –0.3 to +7.0 V
VEN range –0.3 to VIN +0.3 V
VOUT range –0.3 to VIN +0.3 V
VFB range –0.3 to VFB (TYP) +0.3 V
Peak output current Internally limited
Continuous total power dissipation See Dissipation Ratings Table
Junction temperature range, TJ–55 to +150 °C
Storage temperature range , TSTG –55 to +150 °C
ESD rating, HBM 2 kV
ESD rating, CDM 500 V
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied.
DISSIPATION RATINGS DERATING FACTOR
BOARD PACKAGE RθJC RθJA ABOVE TA= +25°C TA< +25°C TA= +70°C TA= +85°C
Low-K(1) DRV 20°C/W 140°C/W 7.1mW/°C 715mW 395mW 285mW
High-K(2) DRV 20°C/W 65°C/W 15.4mW/°C 1.54W 845mW 615mW
High-K(2) (3) DRB 1.2°C/W 40°C/W 25mW/°C 2.5W 1.38W 1.0W
(1) The JEDEC low-K (1s) board used to derive this data was a 3in × 3in (7,62cm × 7,62cm), two-layer board with 2-ounce (56,699g)
copper traces on top of the board.
(2) The JEDEC high-K (2s2p) board used to derive this data was a 3in × 3in (7,62cm × 7,62cm), multilayer board with 1-ounce (28,35g)
internal power and ground planes and 2-ounce (56,699g) copper traces on top and bottom of the board.
(3) The RθJC value of the DRB package is junction-to-pad; note that this is not junction-to-case (top center of IC package).
2Submit Documentation Feedback Copyright © 2008–2009, Texas Instruments Incorporated
TPS735xx
www.ti.com
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
ELECTRICAL CHARACTERISTICS
Over operating temperature range (TJ= –40°C to +125°C), VIN = VOUT(TYP) + 0.5V or 2.7V, whichever is greater; IOUT = 1mA,
VEN = VIN, COUT = 2.2μF, CNR = 0.01μF, unless otherwise noted. For TPS73501, VOUT = 3.0V.
Typical values are at TJ= +25°C.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VIN Input voltage range(1) 2.7 6.5 V
VFB Internal reference (TPS73501) 1.184 1.208 1.232 V
VOUT Output voltage range (TPS73501) VFB 6.0 V
VOUT Output accuracy Nominal TJ= +25°C –1.0 +1.0 %
VOUT + 0.3V ≤VIN ≤VOUT > 6.5V
DRB –2.0 ±1.0 +2.0 %
1mA ≤IOUT ≤500mA, VOUT > 2.2V
package
over VIN,VOUT + 0.3V ≤VIN ≤6.5V –3.0 ±1.0 +3.0 %
IOUT, Temp 1mA ≤IOUT ≤500mA, VOUT ≤2.2V
VOUT + 0.3V ≤VIN ≤VOUT + 3.0V,
VOUT Output accuracy(1) VIN ≤6.5V –2.0 ±1.0 +2.0 %
DRV 1mA ≤IOUT ≤500mA, VOUT > 2.2V
package
over VIN,VOUT + 0.3V ≤VIN ≤VOUT + 3.0V,
IOUT, Temp VIN ≤6.5V –3.0 ±1.0 +3.0 %
1mA ≤IOUT ≤500mA, VOUT > 2.2V
ΔVOUT%/ ΔVIN Line regulation(1) VOUT(NOM) + 0.3V ≤VIN ≤6.5V 0.02 %/V
ΔVOUT%/ ΔIOUT Load regulation 500μA≤IOUT ≤500mA 0.005 %/mA
Dropout voltage(2)
VDO IOUT = 500mA 280 500 mV
(VIN = VOUT(NOM) – 0.1V) VOUT = 0.9 × VOUT(NOM)
ICL Output current limit VIN = VOUT(NOM) + 0.9V, 800 1170 1720 mA
VIN ≥2.7V
IGND Ground pin current 500μA≤IOUT ≤500mA 45 65 μA
ISHDN Shutdown current (IGND) VEN ≤0.4V 0.15 1.0 μA
IFB Feedback pin current (TPS73501) –0.5 0.5 μA
f = 100Hz 60 dB
Power-supply rejection ratio f = 1kHz 56 dB
PSRR VIN = 3.85V, VOUT = 2.85V, f = 10kHz 41 dB
CNR = 0.01μF, IOUT = 100mA f = 100kHz 28 dB
CNR = 0.01μF 11 x VOUT μVRMS
Output noise voltage
VNBW = 10Hz to 100kHz, VOUT = 2.8V CNR = none 95 x VOUT μVRMS
CNR = none 45 μs
Startup time, VOUT= 0% to CNR = 0.001μF 45 μs
90%
TSTR VOUT = 2.85V, CNR = 0.01μF 50 μs
RL= 14Ω, COUT = 2.2μFCNR = 0.047μF 50 μs
VEN(HI) Enable high (enabled) 1.2 VIN V
VEN(LO) Enable low (shutdown) 0 0.4 V
IEN(HI) Enable pin current, enabled VEN = VIN = 6.5V 0.03 1.0 μA
Shutdown, temperature increasing 165 °C
TSD Thermal shutdown temperature Reset, temperature decreasing 145 °C
TJOperating junction temperature –40 +125 °C
Under-voltage lock-out VIN rising 1.90 2.20 2.65 V
UVLO Hysteresis VIN falling 70 mV
(1) Minimum VIN = VOUT + VDO or 2.7V, whichever is greater.
(2) VDO is not measured for devices with VOUT(NOM) < 2.8V because minimum VIN = 2.7V.
Copyright © 2008–2009, Texas Instruments Incorporated Submit Documentation Feedback 3
Thermal
Shutdown
UVLO
Current
Limit
3.3MW
Overshoot
Detect
500kW
1.208V
Bandgap
IN
EN
FB
OUT
GND
400W
Thermal
Shutdown
UVLO
Current
Limit
2 Am
Overshoot
Detect
500kW
Quickstart
1.208V
Bandgap(1)
IN
EN
NR
OUT
GND
400W
NOTE(1): Fixedvoltageversionsbetween1.0Vto1.2Vhavea1.0Vbandgapcircuit
insteadofa1.208Vbandgapcircuit.
8
7
6
5
OUT
N/C
NR/FB
GND
IN
N/C
N/C
EN
1
2
3
4
GND
IN
N/C
EN
6
5
4
OUT
NR/FB
GND
1
2
3
GND
TPS735xx
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
www.ti.com
DEVICE INFORMATION
FUNCTIONAL BLOCK DIAGRAMS
Figure 1. Fixed Voltage Versions Figure 2. Adjustable Voltage Versions
PIN CONFIGURATIONS
DRB PACKAGE DRV PACKAGE
3mm × 3mm SON-6 2mm × 2mm SON-6
(TOP VIEW) (TOP VIEW)
PIN DESCRIPTIONS
TPS735xx
NAME DRV DRB DESCRIPTION
IN 6 8 Input supply.
GND 3, Pad 4 Ground. The pad must be tied to GND.
Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into
EN 4 5 shutdown mode. EN can be connected to IN if not used.
Fixed voltage versions only; connecting an external capacitor to this pin bypasses noise
NR 2 3 generated by the internal bandgap. This allows output noise to be reduced to very low levels.
Adjustable version only; this is the input to the control loop error amplifier, and is used to set the
FB 2 3 output voltage of the device.
Output of the regulator. A small capacitor (total typical capacitance ≥2.0μF ceramic) is needed
OUT 1 1 from this pin to ground to assure stability.
N/C 5 2, 6, 7 Not internally connected. This pin must either be left open, or tied to GND.
4Submit Documentation Feedback Copyright © 2008–2009, Texas Instruments Incorporated
0.5
0.4
0.3
0.2
0.1
0
0.1
0.2
0.3
0.4
0.5
-
-
-
-
-
ChangeinV (%)
OUT
3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5
V (V)
IN
TJ= 40 C-°TJ=0 C°
TJ=+125 C°
TJ=+85 C°
TJ=+25 C°
I =100mA
OUT
0.5
0.4
0.3
0.2
0.1
0
0.1
0.2
0.3
0.4
0.5
-
-
-
-
-
ChangeinV (%)
OUT
3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5
V (V)
IN
TJ= 40 C-°
TJ=0 C°
TJ=+125 C°
TJ=+85 C°
TJ=+25 C°
I =100mA
OUT
2.86
2.85
2.84
2.83
2.82
2.81
2.80
2.79
2.78
2.77
2.76
2.75
2.74
V (V)
OUT
0 50 100 150 200 250 300 350 400 450 500
Load(mA)
TJ= 40 C-°
TJ=+125 C°
TJ=+85 C°
Y-axisrangeis 2%of2.8V±
2.55
2.54
2.53
2.52
2.51
2.50
2.49
2.48
2.47
2.46
2.45
V (V)
OUT
0 50 100 150 200 250 300 350 400 450 500
Load(mA)
TJ= 40 C-°
TJ=+125 C°TJ=+85 C°
TJ=0 C°
TJ=+25 C°
Y-axisrangeis 2%of2.5V±
500
450
400
350
300
250
200
150
100
50
0
I (na)
GND
-40 -25 -10 5 20 35 50 65 80 95 110 125
T ( )
JC
°
VIN =6.5V
VEN =0.4V
VIN =5.0V
VIN =3.3V
60
50
40
30
20
10
0
I ( A)m
GND
0 50 100 150 200 250 300 350 400 450 500
I (mA)
OUT
TJ= 40 C-°
TJ=+125 C°
TJ=+85 C°
TJ=0 C°
TJ=+25 C°
TPS735xx
www.ti.com
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS
Over operating temperature range (TJ= –40°C to +125°C), VIN = VOUT(TYP) + 0.5V or 2.7V, whichever is greater; IOUT = 1mA,
VEN = VIN,COUT = 2.2μF, CNR = 0.01μF, unless otherwise noted. For TPS73501, VOUT = 2.8V. Typical values are at TJ=
+25°C.
TPS73501 LINE REGULATION TPS73525 LINE REGULATION
Figure 3. Figure 4.
TPS73501 LOAD REGULATION TPS73525 LOAD REGULATION
Figure 5. Figure 6.
TPS73525 GROUND PIN CURRENT vs TPS73525 GROUND PIN CURRENT (DISABLE) vs
OUTPUT CURRENT TEMPERATURE
Figure 7. Figure 8.
Copyright © 2008–2009, Texas Instruments Incorporated Submit Documentation Feedback 5
400
350
300
250
200
150
100
50
0
V (mV)
DO
0 50 100 150 200 250 300 350 400 450 500
I (mA)
OUT
TJ= 40 C-°
TJ=+125 C°
TJ=+85 C°
TJ=0 C°
TJ=+25 C°
TPS735xx
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS (continued)
Over operating temperature range (TJ= –40°C to +125°C), VIN = VOUT(TYP) + 0.5V or 2.7V, whichever is greater; IOUT = 1mA,
VEN = VIN,COUT = 2.2μF, CNR = 0.01μF, unless otherwise noted. For TPS73501, VOUT = 2.8V. Typical values are at TJ=
+25°C.
TPS73501 DROPOUT VOLTAGE vs POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY
OUTPUT CURRENT (VIN – VOUT = 1.0V)
Figure 9. Figure 10.
POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY
(VIN – VOUT = 0.5V) (VIN – VOUT = 0.3V)
Figure 11. Figure 12.
6Submit Documentation Feedback Copyright © 2008–2009, Texas Instruments Incorporated
30
25
20
15
10
5
0
TotalNoise( V )mRMS
0510 15 20 25
C ( F)m
OUT
I =1mA
C =0.01 F
OUT
NR m
140
120
100
80
60
40
20
0
TotalNoise( V )mRMS
0.01 0.1 110
C (nF)
NR
I =1mA
C =2.2 F
OUT
OUT m
10 s/divm
VOUT
VEN
C =10 F
OUT m
C =2.2 F
OUT m
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
0.5-
Voltage(V)
10 s/divm
VEN
VOUT
C =2.2 F
OUT m
C =10 F
OUT m
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
0.5-
Voltage(V)
TPS735xx
www.ti.com
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
TYPICAL CHARACTERISTICS (continued)
Over operating temperature range (TJ= –40°C to +125°C), VIN = VOUT(TYP) + 0.5V or 2.7V, whichever is greater; IOUT = 1mA,
VEN = VIN,COUT = 2.2μF, CNR = 0.01μF, unless otherwise noted. For TPS73501, VOUT = 2.8V. Typical values are at TJ=
+25°C.
TPS73525 TPS73525
TOTAL NOISE vs CNR TOTAL NOISE vs COUT
Figure 13. Figure 14.
TPS73525
TURN-ON RESPONSE TPS73525
(VIN = VEN) EN RESPONSE OVER STABLE VIN
Figure 15. Figure 16.
Copyright © 2008–2009, Texas Instruments Incorporated Submit Documentation Feedback 7
10 s/divm
200mV/div
200mV/div
200mV/div
500mA/div
VOUT
VOUT
IOUT
C =470 FOSCON
OUT m
C =10 F
OUT m
C =2.2 F
OUT m
V =3.0V
IN
500mA
1mA
10 s/divm
7.0
6.0
5.0
4.0
3.0
2.0
1.0
0
1.0-
Volts(V)
VIN =EN
VOUT
R =5W
L
10 s/divm
50mV/div
50mV/div
50mV/div
0.5V/div
VOUT
VOUT
VOUT
VOUT
VIN
C =470 FOSCON
OUT m
C =10 F
OUT m
C =2.2 F
OUT m
4V
3V
TPS735xx
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
www.ti.com
TYPICAL CHARACTERISTICS (continued)
Over operating temperature range (TJ= –40°C to +125°C), VIN = VOUT(TYP) + 0.5V or 2.7V, whichever is greater; IOUT = 1mA,
VEN = VIN,COUT = 2.2μF, CNR = 0.01μF, unless otherwise noted. For TPS73501, VOUT = 2.8V. Typical values are at TJ=
+25°C.
TPS73525
POWER-UP/POWER-DOWN
(VIN = VEN) TPS73525 LOAD TRANSIENT RESPONSE
Figure 17. Figure 18.
TPS73525 LINE TRANSIENT RESPONSE
Figure 19.
8Submit Documentation Feedback Copyright © 2008–2009, Texas Instruments Incorporated
GNDEN NR
IN OUT
TPS735xx
Optionalbypasscapacitor
toreduceoutputnoise
andincreasePSRR.
Optionalinputcapacitor.
Mayimprovesource
impedance,noise,orPSRR.
VIN
VEN
2.2 F
Ceramic
m
VOUT
GNDEN FB
IN OUT
Optionalinputcapacitor.
Mayimprovesource
impedance,noise,orPSRR.
TPS73501
2.2 F
Ceramic
m
VIN
VEN
R1
R2
CFB
VOUT
(R +R )
1 2
R2
VOUT =´1.208
TPS735xx
www.ti.com
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
APPLICATION INFORMATION
Input and Output Capacitor Requirements
The TPS735xx family of LDO regulators combines
the high performance required of many RF and Although an input capacitor is not required for
precision analog applications with ultra-low current stability, it is good analog design practice to connect
consumption. High PSRR is provided by a high gain, a 0.1μF to 1μF low equivalent series resistance
high bandwidth error loop with good supply rejection (ESR) capacitor across the input supply near the
at very low headroom (VIN – VOUT). Fixed voltage regulator. The ground of this capacitor should be
versions provide a noise reduction pin to bypass connected as close as the ground of output capacitor;
noise generated by the bandgap reference and to a capacitor value of 0.1μF is enough in this condition.
improve PSRR while a quick-start circuit fast-charges When it is difficult to place these two ground points
this capacitor at startup. The combination of high close together, a 1μF capacitor is recommended.
performance and low ground current also make the This capacitor counteracts reactive input sources and
TPS735xx an excellent choice for portable improves transient response, noise rejection, and
applications. All versions have thermal and ripple rejection. A higher-value capacitor may be
over-current protection and are fully specified from necessary if large, fast rise-time load transients are
–40°C to +125°C. anticipated, or if the device is located several inches
from the power source. If source impedance is not
Figure 20 shows the basic circuit connections for sufficiently low, a 0.1μF input capacitor may be
fixed voltage models. Figure 21 gives the connections necessary to ensure stability.
for the adjustable output version (TPS73501). R1and
R2can be calculated for any output voltage using the The TPS735xx is designed to be stable with standard
formula in Figure 21. ceramic output capacitors of values 2.2μF or larger.
X5R and X7R type capacitors are best because they
have minimal variation in value and ESR over
temperature. Maximum ESR of the output capacitor
should be < 1.0Ω, so output capacitor type should be
either ceramic or conductive polymer electrolytic.
Feedback Capacitor Requirements
(TPS73501 only)
The feedback capacitor, CFB, shown in Figure 21 is
required for stability. For a parallel combination of R1
and R2equal to 250kΩ, any value from 3pF to 1nF
can be used. Fixed voltage versions have an internal
30pF feedback capacitor that is quick-charged at
Figure 20. Typical Application Circuit for start-up. The adjustable version does not have this
Fixed Voltage Versions quick-charge circuit, so values below 5pF should be
used to ensure fast startup; values above 47pF can
be used to implement an output voltage soft-start.
Larger value capacitors also improve noise slightly.
The TPS73501 is stable in unity-gain configuration
(OUT tied to FB) without CFB.
Output Noise
In most LDOs, the bandgap is the dominant noise
source. If a noise reduction capacitor (CNR) is used
with the TPS735xx, the bandgap does not contribute
significantly to noise. Instead, noise is dominated by
the output resistor divider and the error amplifier
Figure 21. Typical Application Circuit for input. To minimize noise in a given application, use a
Adjustable Voltage Versions 0.01μF noise reduction capacitor; for the adjustable
version, smaller value resistors in the output resistor
divider reduce noise. A parallel combination that
space gives 2μA of divider current has the same noise
space performance as a fixed voltage version. To further
Copyright © 2008–2009, Texas Instruments Incorporated Submit Documentation Feedback 9
V =xV
N OUT
11
V
mVRMS
TPS735xx
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
www.ti.com
optimize noise, equivalent series resistance of the As with any linear regulator, PSRR and transient
output capacitor can be set to approximately 0.2Ω. response are degraded as (VIN – VOUT) approaches
This configuration maximizes phase margin in the dropout. This effect is shown in the Typical
control loop, reducing total output noise by up to Characteristics section.
10%. Startup and Noise Reduction Capacitor
Noise can be referred to the feedback point (FB pin)
such that with CNR = 0.01μF, total noise is given Fixed voltage versions of the TPS735xx use a
approximately by Equation 1:quick-start circuit to fast-charge the noise reduction
capacitor, CNR, if present (see the Functional Block
Diagrams). This architecture allows the combination
(1) of very low output noise and fast start-up times. The
The TPS73501 adjustable version does not have the NR pin is high impedance so a low leakage CNR
noise-reduction pin available, so ultra-low noise capacitor must be used; most ceramic capacitors are
operation is not possible. Noise can be minimized appropriate in this configuration.
according to the above recommendations. Note that for fastest startup, VIN should be applied
first, then the enable pin (EN) driven high. If EN is
Board Layout Recommendations to Improve tied to IN, startup is somewhat slower. Refer to the
PSRR and Noise Performance Typical Characteristics section. The quick-start switch
To improve ac performance such as PSRR, output is closed for approximately 135μs. To ensure that
noise, and transient response, it is recommended that CNR is fully charged during the quick-start time, a
the board be designed with separate ground planes 0.01μF or smaller capacitor should be used.
for VIN and VOUT, with each ground plane connected
only at the GND pin of the device. In addition, the Transient Response
ground connection for the bypass capacitor should As with any regulator, increasing the size of the
connect directly to the GND pin of the device. output capacitor reduces over/undershoot magnitude
but increases duration of the transient response. In
Internal Current Limit the adjustable version, adding CFB between OUT and
The TPS735xx internal current limit helps protect the FB improves stability and transient response. The
regulator during fault conditions. During current limit, transient response of the TPS735xx is enhanced by
the output sources a fixed amount of current that is an active pull-down that engages when the output
largely independent of output voltage. For reliable overshoots by approximately 5% or more when the
operation, the device should not be operated in device is enabled. When enabled, the pull-down
current limit for extended periods of time. device behaves like a 400Ωresistor to ground.
The PMOS pass element in the TPS735xx has a Undervoltage Lock-Out (UVLO)
built-in body diode that conducts current when the
voltage at OUT exceeds the voltage at IN. This The TPS735xx utilizes an undervoltage lock-out
current is not limited, so if extended reverse voltage circuit to keep the output shut off until internal
operation is anticipated, external limiting may be circuitry is operating properly. The UVLO circuit has a
appropriate. de-glitch feature so that it typically ignores
undershoot transients on the input if they are less
Shutdown than 50μs duration.
The enable pin (EN) is active high and is compatible Minimum Load
with standard and low voltage TTL-CMOS levels.
When shutdown capability is not required, EN can be The TPS735xx is stable and well-behaved with no
connected to IN. output load. To meet the specified accuracy, a
minimum load of 500μA is required. Below 500μA at
Dropout Voltage junction temperatures near +125°C, the output can
drift up enough to cause the output pull-down to turn
The TPS735xx uses a PMOS pass transistor to on. The output pull-down limits voltage drift to 5%
achieve low dropout. When (VIN – VOUT) is less than typically but ground current could increase by
the dropout voltage (VDO), the PMOS pass device is approximately 50μA. In typical applications, the
in its linear region of operation and the input-to-output junction cannot reach high temperatures at light loads
resistance is the RDS, ON of the PMOS pass element. because there is no appreciable dissipated power.
Because the PMOS device behaves like a resistor in The specified ground current would then be valid at
dropout, VDO approximately scales with output no load in most applications.
current.
10 Submit Documentation Feedback Copyright © 2008–2009, Texas Instruments Incorporated
PD+ǒVIN*VOUTǓ@IOUT
TPS735xx
www.ti.com
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
Thermal Information
Thermal Protection Power Dissipation
Thermal protection disables the output when the The ability to remove heat from the die is different for
junction temperature rises to approximately +165°C, each package type, presenting different
allowing the device to cool. When the junction considerations in the PCB layout. The PCB area
temperature cools to approximately +145°C the around the device that is free of other components
output circuitry is again enabled. Depending on power moves the heat from the device to the ambient air.
dissipation, thermal resistance, and ambient Performance data for JEDEC low- and high-K boards
temperature, the thermal protection circuit may cycle are given in the Dissipation Ratings table. Using
on and off. This cycling limits the dissipation of the heavier copper increases the effectiveness in
regulator, protecting it from damage as a result of removing heat from the device. The addition of plated
overheating. through-holes to heat-dissipating layers also
improves the heatsink effectiveness.
Any tendency to activate the thermal protection circuit
indicates excessive power dissipation or an Power dissipation depends on input voltage and load
inadequate heatsink. For reliable operation, junction conditions. Power dissipation is equal to the product
temperature should be limited to +125°C maximum. of the output current time the voltage drop across the
To estimate the margin of safety in a complete design output pass element, as shown in Equation 2:
(including heatsink), increase the ambient (2)
temperature until the thermal protection is triggered;
use worst-case loads and signal conditions. For good Note: When the device is used in a condition of
reliability, thermal protection should trigger at least higher input and lower output voltages with the DRV
+35°C above the maximum expected ambient and DRB packages, PDexceeds the package rating
condition of your particular application. This at room temperature. This equation shows an
configuration produces a worst-case junction example of the DRB package:
temperature of +125°C at the highest expected PD= (6.5V – 1.0V) × 500mA = 2.75W, which is
ambient temperature and worst-case load. greater than 2.5W at +25°C.
The internal protection circuitry of the TPS735xx has Package Mounting
been designed to protect against overload conditions.
It was not intended to replace proper heatsinking. Solder pad footprint recommendations for the
Continuously running the TPS735xx into thermal TPS735xx are available from the Texas Instruments
shutdown degrades device reliability. web site at www.ti.com.
Copyright © 2008–2009, Texas Instruments Incorporated Submit Documentation Feedback 11
TPS735xx
SBVS087H –JUNE 2008–REVISED NOVEMBER 2009
www.ti.com
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision G (March, 2009) to Revision H Page
• Revised bullet point in Features list to show very low dropout of 280mV ............................................................................ 1
• Changed dropout voltage typical specification from 250mV to 280mV ................................................................................ 3
12 Submit Documentation Feedback Copyright © 2008–2009, Texas Instruments Incorporated
PACKAGING INFORMATION
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
TPS73501DRBR ACTIVE SON DRB 8 3000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73501DRBT ACTIVE SON DRB 8 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73512DRBR PREVIEW SON DRB 8 TBD Call TI Call TI
TPS73512DRBT PREVIEW SON DRB 8 TBD Call TI Call TI
TPS73525DRBR ACTIVE SON DRB 8 3000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73525DRBRG4 ACTIVE SON DRB 8 3000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73525DRBT ACTIVE SON DRB 8 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73525DRBTG4 ACTIVE SON DRB 8 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73525DRVR PREVIEW SON DRV 6 3000 TBD Call TI Call TI
TPS73525DRVT PREVIEW SON DRV 6 250 TBD Call TI Call TI
TPS73533DRBR ACTIVE SON DRB 8 3000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73533DRBT ACTIVE SON DRB 8 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
TPS73533DRVR ACTIVE SON DRV 6 3000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
TPS73533DRVT ACTIVE SON DRV 6 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
PACKAGE OPTION ADDENDUM
www.ti.com 18-Nov-2009
Addendum-Page 1
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 18-Nov-2009
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
TPS73501DRBR SON DRB 8 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS73501DRBT SON DRB 8 250 180.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS73525DRBR SON DRB 8 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS73525DRBT SON DRB 8 250 180.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS73533DRBR SON DRB 8 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS73533DRBT SON DRB 8 250 180.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2
TPS73533DRVR SON DRV 6 3000 179.0 8.4 2.2 2.2 1.2 4.0 8.0 Q2
TPS73533DRVT SON DRV 6 250 179.0 8.4 2.2 2.2 1.2 4.0 8.0 Q2
PACKAGE MATERIALS INFORMATION
www.ti.com 19-Nov-2009
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
TPS73501DRBR SON DRB 8 3000 346.0 346.0 29.0
TPS73501DRBT SON DRB 8 250 190.5 212.7 31.8
TPS73525DRBR SON DRB 8 3000 346.0 346.0 29.0
TPS73525DRBT SON DRB 8 250 190.5 212.7 31.8
TPS73533DRBR SON DRB 8 3000 346.0 346.0 29.0
TPS73533DRBT SON DRB 8 250 190.5 212.7 31.8
TPS73533DRVR SON DRV 6 3000 195.0 200.0 45.0
TPS73533DRVT SON DRV 6 250 195.0 200.0 45.0
PACKAGE MATERIALS INFORMATION
www.ti.com 19-Nov-2009
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DLP® Products www.dlp.com Communications and www.ti.com/communications
Telecom
DSP dsp.ti.com Computers and www.ti.com/computers
Peripherals
Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps
Interface interface.ti.com Energy www.ti.com/energy
Logic logic.ti.com Industrial www.ti.com/industrial
Power Mgmt power.ti.com Medical www.ti.com/medical
Microcontrollers microcontroller.ti.com Security www.ti.com/security
RFID www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense
Defense
RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video
Wireless www.ti.com/wireless-apps
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated