LM3046
www.ti.com
SNLS372B –JULY 1999–REVISED MARCH 2013
LM3046 Transistor Array
Check for Samples: LM3046
1FEATURES APPLICATIONS
2• Two Matched Pairs of Transistors • General Use in All Types of Signal Processing
Systems Operating Anywhere in the
– VBE Matched ±5 mV Frequency Range from DC to VHF
– Input Offset Current 2 μA Max at IC= 1 mA • Custom Designed Differential Amplifiers
• Five General Purpose Monolithic transistors • Temperature Compensated Amplifiers
• Operation from DC to 120 MHz
• Wide Operating Current Range
• Low Noise Figure: 3.2 dB typ at 1 kHz
DESCRIPTION
The LM3046 consists of five general purpose silicon NPN transistors on a common monolithic substrate. Two of
the transistors are internally connected to form a differentially-connected pair. The transistors are well suited to a
wide variety of applications in low power system in the DC through VHF range. They may be used as discrete
transistors in conventional circuits however, in addition, they provide the very significant inherent integrated
circuit advantages of close electrical and thermal matching. The LM3046 is supplied in a 14-lead SOIC package.
Schematic and Connection Diagram
Figure 1. SOIC Package
Top View
See Package Number D (R-PDSO-G14)
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
1Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Copyright © 1999–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
LM3046
SNLS372B –JULY 1999–REVISED MARCH 2013
www.ti.com
Absolute Maximum Ratings(1)(2)(3)
Each Total Units
Transistor Package
TA= 25°C 300 750 mW
TA= 25°C to 55°C 300 750
Power Dissipation TA> 55°C Derate at 6.67 mW/°C
TA= 25°C to 75°C mW
TA> 75°C mW/°C
Collector to Emitter Voltage, VCEO 15
Collector to Base Voltage, VCBO 20 V
Collector to Substrate Voltage, VCIO(4) 20
Emitter to Base Voltage, VEBO 5
Collector Current, IC50 mA
Operating Temperature Range −40°C to +85°C
Storage Temperature Range −65°C to +85°C
Dual-In-Line Package Soldering (10 Sec.) 260°C
SOIC Package
Soldering Information Vapor Phase (60 Seconds) 215°C
Infrared (15 Seconds) 220°C
(1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not guarantee specific performance limits.
(2) See AN-450 “Surface Mounting Methods and Their Effect on Product Reliability” for other methods of soldering surface mount devices.
(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(4) The collector of each transistor is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the
most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
2Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM3046
LM3046
www.ti.com
SNLS372B –JULY 1999–REVISED MARCH 2013
Electrical Characteristics(1)
Parameter Conditions Min Typ Max Units
Collector to Base Breakdown Voltage (V(BR)CBO) IC= 10 μA, IE= 0 20 60 V
Collector to Emitter Breakdown Voltage (V(BR)CEO) IC= 1 mA, IB= 0 15 24 V
Collector to Substrate Breakdown Voltage (V(BR)CIO) IC= 10 μA, ICI = 0 20 60 V
Emitter to Base Breakdown Voltage (V(BR)EBO) IE10 μA, IC= 0 5 7 V
Collector Cutoff Current (ICBO) VCB = 10V, IE= 0 0.002 40 nA
Collector Cutoff Current (ICEO) VCE = 10V, IB= 0 0.5 μA
VCE = 3V IC= 10 mA 100
Static Forward Current Transfer Ratio (Static Beta) (hFE) IC= 1 mA 40 100
IC= 10 μA 54
Input Offset Current for Matched Pair Q1and Q2|IO1 −IIO2| VCE = 3V, IC= 1 mA 0.3 2 μA
VCE = 3V IE= 1 mA 0.715 V
Base to Emitter Voltage (VBE)IE= 10 mA 0.800
Magnitude of Input Offset Voltage for Differential Pair |VBE1 VCE = 3V, IC= 1 mA 0.45 5 mV
−VBE2|
Magnitude of Input Offset Voltage for Isolated Transistors 5
VCE = 3V, IC= 1 mA 0.45 mV
|VBE3 −VBE4|, |VBE4 −VBE5|, |VBE5 −VBE3|
Temperature Coefficient of Base to Emitter Voltage
VCE = 3V, IC= 1 mA −1.9 mV/°C
(1)
Collector to Emitter Saturation Voltage (VCE(SAT)) IB= 1 mA, IC= 10 mA 0.23 V
Temperature Coefficient of Input Offset Voltage
VCE = 3V, IC= 1 mA 1.1 μV/°C
(2) f = 1 kHz, VCE = 3V, IC= 100
Low Frequency Noise Figure (NF) 3.25 dB
μA, RS= 1 kΩ
LOW FREQUENCY, SMALL SIGNAL EQUIVALENT CIRCUIT CHARACTERISTICS
Forward Current Transfer Ratio (hfe) 110
Short Circuit Input Impednace (hie) 3.5 kΩ
f = 1 kHz, VCE = 3V, IC= 1
mA
Open Circuit Output Impedance (hoe) 15.6 μmho
Open Circuit Reverse Voltage Transfer Ratio (hre) 1.8 x 10−4
ADMITTANCE CHARACTERISTICS
Forward Transfer Admittance (Yfe) 31 −j 1.5
Input Admittance (Yie) 0.3+J 0.04
f = 1 MHz, VCE = 3V, IC= 1
Output Admittance (Yoe) 0.001+j 0.03
mA See
Reverse Transfer Admittance (Yre)Figure 16
Gain Bandwidth Product (fT) VCE = 3V, IC= 3 mA 300 550
Emitter to Base Capacitance (CEB) VEB = 3V, IE= 0 0.6 pF
Collector to Base Capacitance (CCB) VCB = 3V, IC= 0 0.58 pF
Collector to Substrate Capacitance (CCI) VCS = 3V, IC= 0 2.8 pF
(1) (TA= 25°C unless otherwise specified)
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM3046
LM3046
SNLS372B –JULY 1999–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics
Typical Collector To Base Cutoff Current vs Ambient Typical Collector To Emitter Cutoff Current vs Ambient
Temperature for Each Transistor Temperature for Each Transistor
Figure 2. Figure 3.
Typical Static Forward Current-Transfer Ratio and Beta Typical Input Offset Current for Matched Transistor Pair Q1
Ratio for Transistors Q1and Q2vs Emitter Current Q2vs Collector Current
Figure 4. Figure 5.
Typical Static Base To Emitter Voltage Characteristic and
Input Offset Voltage for Differential Pair and Paired Isolated Typical Base To Emitter Voltage Characteristic forEach
Transistors vs Emitter Current Transistor vs Ambient Temperature
Figure 6. Figure 7.
4Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM3046
LM3046
www.ti.com
SNLS372B –JULY 1999–REVISED MARCH 2013
Typical Performance Characteristics (continued)
Typical Input Offset Voltage Characteristics for Differential
Pair and Paired Isolated Transistors vs Ambient
Temperature Typical Noise Figure vs Collector Current
Figure 8. Figure 9.
Typical Noise Figure vs Collector Current Typical Noise Figure vs Collector Current
Figure 10. Figure 11.
Typical Normalized Forward Current Transfer Ratio, Short
Circuit Input Impedance, Open Circuit Output Impedance,
and Open Circuit Reverse Voltage Transfer Ratio vs
Collector Current Typical Forward Transfer Admittance vs Frequency
Figure 12. Figure 13.
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM3046
LM3046
SNLS372B –JULY 1999–REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
Typical Input Admittance vs Frequency Typical Output Admittance vs Frequency
Figure 14. Figure 15.
Typical Reverse Transfer Admittance vs Frequency Typical Gain-Bandwidth Product vs Collector Current
Figure 16. Figure 17.
6Submit Documentation Feedback Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: LM3046
LM3046
www.ti.com
SNLS372B –JULY 1999–REVISED MARCH 2013
REVISION HISTORY
Changes from Revision A (March 2013) to Revision B Page
• Changed layout of National Data Sheet to TI format ............................................................................................................ 4
Copyright © 1999–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LM3046
PACKAGE OPTION ADDENDUM
www.ti.com 11-Aug-2017
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
LM3046M LIFEBUY SOIC D 14 55 TBD Call TI Call TI -40 to 85 LM3046M
LM3046M/NOPB LIFEBUY SOIC D 14 55 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 LM3046M
LM3046MX/NOPB LIFEBUY SOIC D 14 2500 Green (RoHS
& no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 85 LM3046M
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 11-Aug-2017
Addendum-Page 2
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
LM3046MX/NOPB SOIC D 14 2500 330.0 16.4 6.5 9.35 2.3 8.0 16.0 Q1
PACKAGE MATERIALS INFORMATION
www.ti.com 2-Sep-2015
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LM3046MX/NOPB SOIC D 14 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 2-Sep-2015
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated
